Abstract: This paper not only describes the design of a central overhead ETC lane and the lane controller, canceling the traditional Lane rail to achieve a transparent ETC to the user, but also effectively solves problems of congestion. And by optimizing the internal structure of the ETC baseband circuit, this paper uses the FPGA technology to achieve the international standard of B baseband codec -Manchester codec.
Introduction
Compared with the traditional manual charging method, ETC system reduces the manual transaction link, the vehicle through the toll station time greatly reduced. However, the ETC system also has some shortcomings. Such as the current lane detection sensor equipment accuracy is not high, there is misidentification of the situation; if the deduction is not successful, easily lead to congestion and so on.
In this paper, by analyzing the current situation of ETC system, the ETC lane of automatic railings is demonstrated, and the key modules and baseband codecs in ETC system baseband circuits are realized by using FPGA technology with rich logic resources and high real-time advantages. An M-sequence verifies the correctness of the design.
ETC System Design
In the ETC system, the most important is the on-board equipment (OBE) and roadside unit (RSE), both in the ETC signal transmission, processing plays a decisive role [4] . In general, the functions of the vehicle equipment include signal transmission, signal processing, account management, identification card read and write functions, in which the signal transmission and processing by the baseband circuit. The function of the road side unit mainly includes signal transmission, processing, and signal modulation and demodulation transceiver, the signal transmission processing also rely on the baseband circuit to complete. Both the on-board device and the roadside unit baseband circuits contain two important blocks of High-level Data Link Control (HDLC) and baseband codecs.
(a) Realization of Lane Controller Based on FPGA It can be seen that the excitation source is the state of the vehicle in the lane controller. The signal that can be recognized by the system is whether the OBE and RSE communication are successful and whether the lane controller can fully identify the vehicle label and whether the system can deduct the cost. These three conditions determine the signal indication of the lane aids. Designed based on Verilog HDL hardware programming language, the above three conditions as input to the signal signal of each device as an output. This is the result by using Quartus II 8.0. According to the simulation chart, we can see that the lane controller can be used to control all kinds of lanes. 
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